CPSLab Cyber-Physical Systems Lab, Boston University

Research

Memory & Shared-Resource Management

Cores that share caches, buses, and DRAM interfere with one another in ways that are hard to bound. This line of work designs and analyzes mechanisms such as memory bandwidth regulation, cache management, scratchpad-centric execution, and mixed-criticality scheduling that keep that interference under control.

28 publications in this area