Publications Memory & Shared-Resource Management
A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems
23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017), April 2017, Pittsburgh, PA, USA
Abstract
The reliable use of multi-core platforms for designing safety-critical systems still represents an open challenge. Recently, the FAA [1] has formally expressed its concern towards the use of multi-core systems in avionics. The sharing of hardware resources introduces non-trivial timing dependencies between logically independent components (e.g. cores); additionally, the increase in size of circuitry, memory resources, and transistor density makes these platforms more susceptible to transient memory (soft) errors. This work addresses the problem of memory soft errors and their recovery at an OS/platform level on commercial multi-core systems. Proposed strategy considers the schedulability impact of recovery procedures on hard real-time workloads. Finally, the implementation of a SPM-centric OS with the proposed OS-level strategies was performed by using a commercially available multi-core platform. The design has been validated and evaluated using a combination of synthetic and realistic (EEMBC) benchmarks.
Cite this paper
@inproceedings{spm_os_rec_RTAS17,
title = {{A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems}},
author = {Tabish, Rohan and Mancuso, Renato and Wasly, Saud and Phatak, Sujit S. and Pellizzoni, Rodolfo and Caccamo, Marco},
booktitle = {23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017)},
year = 2017,
month = apr,
address = {Pittsburgh, PA, USA},
url = {https://cs-people.bu.edu/rmancuso/files/papers/spm_os_rec_RTAS17.pdf}
}
TY - CONF AU - Tabish, Rohan AU - Mancuso, Renato AU - Wasly, Saud AU - Phatak, Sujit S. AU - Pellizzoni, Rodolfo AU - Caccamo, Marco TI - A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems T2 - 23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017) PY - 2017 DA - 2017/04// CY - Pittsburgh, PA, USA AB - The reliable use of multi-core platforms for designing safety-critical systems still represents an open challenge. Recently, the FAA [1] has formally expressed its concern towards the use of multi-core systems in avionics. The sharing of hardware resources introduces non-trivial timing dependencies between logically independent components (e.g. cores); additionally, the increase in size of circuitry, memory resources, and transistor density makes these platforms more susceptible to transient memory (soft) errors. This work addresses the problem of memory soft errors and their recovery at an OS/platform level on commercial multi-core systems. Proposed strategy considers the schedulability impact of recovery procedures on hard real-time workloads. Finally, the implementation of a SPM-centric OS with the proposed OS-level strategies was performed by using a commercially available multi-core platform. The design has been validated and evaluated using a combination of synthetic and realistic (EEMBC) benchmarks. ER -
%0 Conference Paper %A Tabish, Rohan %A Mancuso, Renato %A Wasly, Saud %A Phatak, Sujit S. %A Pellizzoni, Rodolfo %A Caccamo, Marco %T A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems %B 23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017) %D 2017 %C Pittsburgh, PA, USA %X The reliable use of multi-core platforms for designing safety-critical systems still represents an open challenge. Recently, the FAA [1] has formally expressed its concern towards the use of multi-core systems in avionics. The sharing of hardware resources introduces non-trivial timing dependencies between logically independent components (e.g. cores); additionally, the increase in size of circuitry, memory resources, and transistor density makes these platforms more susceptible to transient memory (soft) errors. This work addresses the problem of memory soft errors and their recovery at an OS/platform level on commercial multi-core systems. Proposed strategy considers the schedulability impact of recovery procedures on hard real-time workloads. Finally, the implementation of a SPM-centric OS with the proposed OS-level strategies was performed by using a commercially available multi-core platform. The design has been validated and evaluated using a combination of synthetic and realistic (EEMBC) benchmarks.
[
{
"id": "spm_os_rec_RTAS17",
"type": "paper-conference",
"title": "A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems",
"author": [
{
"family": "Tabish",
"given": "Rohan"
},
{
"family": "Mancuso",
"given": "Renato"
},
{
"family": "Wasly",
"given": "Saud"
},
{
"family": "Phatak",
"given": "Sujit S."
},
{
"family": "Pellizzoni",
"given": "Rodolfo"
},
{
"family": "Caccamo",
"given": "Marco"
}
],
"container-title": "23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017)",
"issued": {
"date-parts": [
[
2017,
4
]
]
},
"publisher-place": "Pittsburgh, PA, USA",
"abstract": "The reliable use of multi-core platforms for designing safety-critical systems still represents an open challenge. Recently, the FAA [1] has formally expressed its concern towards the use of multi-core systems in avionics. The sharing of hardware resources introduces non-trivial timing dependencies between logically independent components (e.g. cores); additionally, the increase in size of circuitry, memory resources, and transistor density makes these platforms more susceptible to transient memory (soft) errors. This work addresses the problem of memory soft errors and their recovery at an OS/platform level on commercial multi-core systems. Proposed strategy considers the schedulability impact of recovery procedures on hard real-time workloads. Finally, the implementation of a SPM-centric OS with the proposed OS-level strategies was performed by using a commercially available multi-core platform. The design has been validated and evaluated using a combination of synthetic and realistic (EEMBC) benchmarks."
}
]
R. Tabish, R. Mancuso, S. Wasly, S. S. Phatak, R. Pellizzoni, and M. Caccamo, “A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems,” in 23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017), Apr. 2017.
Tabish, R., Mancuso, R., Wasly, S., Phatak, S. S., Pellizzoni, R., & Caccamo, M. (2017). A Reliable and Predictable Scratchpad-centric OS for Multi-core Embedded Systems. In 23rd IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2017).