CPSLab Cyber-Physical Systems Lab, Boston University

Publications Partially Reconfigurable Platforms

Devil-in-FPGA: Coherent Trojans in Reconfigurable Heterogeneous Systems

Cristiano Rodrigues, Shahin Roozkhosh, Sandro Pinto, Renato Mancuso

42nd IEEE Annual Computer Security Applications Conference (ACSAC 2026), December 2026, Los Angeles, CA, USA To appear

Read the PDF Code and artifacts Cite

Figure 1: Illustration of the system model with a high-level example of malicious coherence traffic. Upon a cache miss (1), the coherent interconnect broadcasts a snoop request to all PEs (2). In this example, the Hardware Trojan fakes a cache hit and returns a tampered cache line (3), controlling App1 cache line payload (4).

Abstract

Given the demands of the modern technological landscape, the rate of change in specialized hardware is everincreasing. However, the manufacturing industry witnesses the capital-intensive demand for heterogeneous acceleration on top of an already complex quest for optimizing tradeoffs between high performance, security, and efficiency. The heterogeneous acceleration mandates support for various clusters, e.g., GPUs, NPUs, TPUs, and FPGAs, empowered with inter-cluster coherence. This introduces yet another dimension that promotes the flexible deployment of customized hardware models, whose impact on overall system security remains uncertain. This paper exposes the potential threat of integrating latent trojans hidden within custom hardware into the coherence system. Notably, by acknowledging the necessity to maintain a consistent unified memory view between processing elements, we showcase how current coherence mechanisms lack a systematic design compatible with tightly integrated PEs and why security can be overlooked in favor of performance. We first recognize the gravity of the challenge arising from the need for multi-vendor integration in which hardware modules are often regarded as black boxes designed by third parties. Next, we categorize the fundamental operations that can be performed by a malicious hardware trojan with access to the coherence subsystem. We then introduce a flexible framework to define, implement, and demonstrate coherent trojans on commercially available platforms with cache-coherent FPGAs. We demonstrate that such trojans can carry out stealth attacks to break confidentiality, integrity, and availability.

Code and hardware artifacts

Cite this paper

@inproceedings{DevilFPGA_ACSAC26,
  title     = {{Devil-in-FPGA: Coherent Trojans in Reconfigurable Heterogeneous Systems}},
  author    = {Rodrigues, Cristiano and Roozkhosh, Shahin and Pinto, Sandro and Mancuso, Renato},
  booktitle = {42nd IEEE Annual Computer Security Applications Conference (ACSAC 2026)},
  year      = 2026,
  month     = dec,
  address   = {Los Angeles, CA, USA},
  url       = {https://cs-people.bu.edu/rmancuso/files/papers/DevilFPGA_ACSAC26.pdf}
}

Download .bib